# MSM6222B-xx 

DOT MATRIX LCD CONTROLLER WITH 16-DOT COMMON DRIVER AND 40-DOT SEGMENT DRIVER

## GENERAL DESCRIPTION

The MSM6222B-xx is a dot matrix LCD controller which is fabricated in low power CMOS silicon gate technology. Character display on the dot matrix character type LCD can be controlled in combination with a 4 -bit/8-bit microcontroller. This LSI consists of 16 -dot COMMON driver, 40-dot SEGMENT driver, display data RAM, character generator RAM, character generator ROM and control circuit.

The MSM6222B-xx is the equivalent of Hitachi's HD44780. There is, however, a slight difference between the two devices as described in the table on the last page.

The MSM6222B-xx has the character generator ROM that can be programmed by custom mask. MSM6222B-01 is a standard version having 160 characters with lowercase ( $5 \times 7$ dots), and 32 characters with uppercase ( $5 \times 10$ dots) in this ROM.

## FEATURES

- Easy interface with an 8-bit or 4-bit microcontroller.
- Dot matrix LCD controller/driver for lowercase ( $5 \times 7$ dots) or uppercase ( $5 \times 10$ dots).
- Automatic power ON reset.
- COMMON signal drivers (16) and SEGMENT signal drivers (40).
- Can control up to 80 characters when used in combination with MSM5259.
- Character generator ROM for 160 characters with lowercase ( $5 \times 7$ dots) and 32 characters with uppercase ( $5 \times 10$ dots).
- Character patterns are programmable by character generator RAM. (Lowercase: $5 \times 8$ dots, 8 kinds, uppercase: $5 \times 11$ dots, 4 kinds).
- Oscillation circuit for external resistor or ceralock.
- $1 / 8$ duty ( 1 line; $5 \times 7$ dots + cursor), $1 / 11$ duty ( 1 line; $5 \times 10$ dots + cursor), or $1 / 16$ duty ( 2 lines; $5 \times 7$ dots + cursor), selectable.
- Clear display even at $1 / 5$ bias, 3.0V LCD driving voltage.
- Package options:

80-pin plastic QFP (QFP80-P-1420-0.80-L) (Product name: MSM6222B-xxGS-L)
80-pin plastic QFP (QFP80-P-1420-0.80-BL) (Product name: MSM6222B-xxGS-BL) xx indicates code number.

## BLOCK DIAGRAM



## INPUT AND OUTPUT CONFIGURATION



Applicable to pin E.


Applicable to pins $\mathrm{DB}_{0}-\mathrm{DB}_{7}$.


Applicable to pins R/W and RS.


Applicable to pins DO, CP, L, and DF.

## PIN CONFIGURATION



## 80-Pin Plastic QFP

Note: The figure for Type L shows the configuration viewed from the reverse side of the package. Pay attention to the difference in pin arrangement.

## PIN DESCRIPTIONS

| Symbol | $\quad$ Description |
| :--- | :--- |
| R/W | Read/write selection input pin. <br> "H" : Read, and "L" : Write |
| RS | Register selection input pin. <br> "H" : Data register, and "L" : Instruction register |
| E | Input pin for data input/output between CPU and MSM6222B-xx and for instruction <br> register activation. |
| $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ | Input/output pins for data send/receive between CPU and MSM6222B-xx. |
| OSC $_{1}$, OSC $_{2}$ | Clock oscillating pins required for internal operation upon receipt of the LCD drive signal <br> and CPU instruction. |
| $\mathrm{COM}_{1}-\mathrm{COM}_{16}$ | LCD COMMON signal output pins. |
| SEG $_{1}-$ SEG $_{40}$ | LCD SEGMENT signal output pins. |
| DO | Output pin to be connected to MSM5259 to expand the number of characters to be <br> displayed. |
| CP | Clock output pin used when DO pin data output shifts inside of MSM5259. |
| L | Clock output pin for the serially transferred data to be latched to MSM5259. |
| DF | The alternating current signal (Display Frequency) output pin. |
| $V_{\text {DD }}$ | Power supply pin. |
| GND | Ground pin. |
| $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}, \mathrm{~V}_{4}, \mathrm{~V}_{5}$ | Bias voltage input pins to drive the LCD. |

## ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Condition | Rating | Unit | Applicable pin |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to +7.0 | V | $\mathrm{~V}_{\mathrm{DD},}, \mathrm{GND}$ |
| LCD Driving Voltage | $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}$ <br> $\mathrm{~V}_{4}, \mathrm{~V}_{5}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{DD}}-9.0$ to <br> $\mathrm{V}_{\mathrm{DD}}+0.3$ | V | $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}$ <br> $\mathrm{~V}_{4}, \mathrm{~V}_{5}$ |
| Input Voltage | $\mathrm{V}_{\mathrm{I}}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V | $\mathrm{R} / \mathrm{W}, \mathrm{RS}, \mathrm{E}$, <br> $\mathrm{DB} B_{0}-\mathrm{DB}_{7}$ <br> $0 \mathrm{SC}_{1}$ |
| Power Dissipation | $\mathrm{P}_{\mathrm{D}}$ | - | 500 | mW | - |
| Storage Temperature | $\mathrm{T}_{\text {STG }}$ | - | -55 to +150 | ${ }^{\circ} \mathrm{C}$ | - |

## RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Condition | Range | Unit | Applicable pin |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | - | 4.5 to 5.5 | V | $\mathrm{~V}_{\mathrm{DD}}, \mathrm{GND}$ |
| LCD Driving Voltage | $\mathrm{V}_{\mathrm{LCD}}{ }^{* 1}$ | $1 / 4$ bias, $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{5}{ }^{* 2}$ | 3.0 to 8.0 | V | $\mathrm{~V}_{\mathrm{DD}}, \mathrm{V}_{5}$ |
|  |  | 3.0 to 8.0 | V |  |  |
| Operating Temperature | $\mathrm{T}_{\mathrm{Op}}$ | - | -20 to +75 | ${ }^{\circ} \mathrm{C}$ | - |

${ }^{*} 1$ Voltage between $V_{D D}$ and $V_{5}$.
*2 Voltages applicable to $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}$ and $\mathrm{V}_{4}$ are as follows.
$V_{1}=V_{D D}-1 / 4\left(V_{D D}-V_{5}\right)$
$V_{2}=V_{3}=V_{D D}-1 / 2\left(V_{D D}-V_{5}\right)$
$\mathrm{V}_{4}=\mathrm{V}_{\mathrm{DD}}-3 / 4\left(\mathrm{~V}_{\mathrm{DD}}-\mathrm{V}_{5}\right)$
*3 Voltages applicable to $V_{1}, V_{2}, V_{3}$ and $V_{4}$ are as follows.
$\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}-1 / 5\left(\mathrm{~V}_{\mathrm{DD}}-\mathrm{V}_{5}\right)$
$V_{2}=V_{D D}-2 / 5\left(V_{D D}-V_{5}\right)$
$\mathrm{V}_{3}=\mathrm{V}_{\mathrm{DD}}-3 / 5\left(\mathrm{~V}_{\mathrm{DD}}-\mathrm{V}_{5}\right)$
$\mathrm{V}_{4}=\mathrm{V}_{\mathrm{DD}}-4 / 5\left(\mathrm{~V}_{\mathrm{DD}}-\mathrm{V}_{5}\right)$

## ELECTRICAL CHARACTERISTICS

## DC Characteristics

( $\mathrm{V}_{\mathrm{DD}}=4.5$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $+75^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit | Applicable pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| "H" Input Voltage | $\mathrm{V}_{\mathrm{HH} 1}$ | - | 2.2 | - | $V_{D D}$ | V | R/W, RS, E,$\mathrm{DB}_{0}-\mathrm{DB}_{7}$ |
| "L" Input Voltage | $\mathrm{V}_{\text {IL1 }}$ | - | -0.3 | - | 0.6 | V |  |
| "H" Input Voltage | $\mathrm{V}_{\mathrm{H} 2}$ | - | $\mathrm{V}_{\text {DD }}-1.0$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V | OSC $_{1}$ |
| "L" Input Voltage | $\mathrm{V}_{\mathrm{IL} 2}$ | - | -0.3 | - | 1.0 | V |  |
| "H" Output Voltage | $\mathrm{V}_{\text {OH1 }}$ | $\mathrm{I}_{0}=-0.205 \mathrm{~mA}$ | 2.4 | - | - | V | $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ |
| "L" Output Voltage | $V_{0 L 1}$ | $\mathrm{I}_{0}=1.2 \mathrm{~mA}$ | - | - | 0.4 | V |  |
| "H" Output Voltage | $\mathrm{V}_{\text {OH2 }}$ | $\mathrm{I}_{0}=-40 \mu \mathrm{~A}$ | $0.9 \mathrm{~V}_{D D}$ | - | - | V | $\begin{aligned} & \mathrm{DO}, \mathrm{CP}, \mathrm{~L}, \\ & \mathrm{DC}, \mathrm{OSC} \end{aligned}$ |
| "L" Output Voltage | V0L2 | $\mathrm{I}_{0}=40 \mu \mathrm{~A}$ | - | - | $0.1 \mathrm{~V}_{\mathrm{DD}}$ | V |  |
| COM Voltage Drop | $V_{C}$ | $\mathrm{l}_{0}= \pm 50 \mu \mathrm{~A} \quad{ }^{*} 1$ | - | - | 2.9 | V | $\mathrm{COM}_{1}-\mathrm{COM}_{16}$ |
| SEG Voltage Drop | $\mathrm{V}_{\text {S }}$ | $\mathrm{I}_{0}= \pm 50 \mu \mathrm{~A} \quad{ }^{*} 1$ | - | - | 3.8 | V | $\mathrm{SEG}_{1}$ - SEG40 |
| Input Leakage Current | IIL | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {SS }}$ | - | - | -1 | $\mu \mathrm{A}$ | E |
|  |  | $V_{I}=V_{D D}$ | - | - | 1 | $\mu \mathrm{A}$ |  |
| Input Current | ILL2 | $\begin{gathered} V_{D D}=5.0 \mathrm{~V} \\ V_{I}=V_{S S} \end{gathered}$ | -50 | -125 | -250 | $\mu \mathrm{A}$ | R/W, RS$\mathrm{DB}_{0}-\mathrm{DB}_{7}$ |
|  |  | $V_{I}=V_{D D}$, excluding current flowing over pullup resistor and output drive MOS | - | - | 2 | $\mu \mathrm{A}$ |  |

*1 Applicable to the voltage drop $\left(\mathrm{V}_{\mathrm{C}}\right)$ occurring in pins $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{1}, \mathrm{~V}_{4}$, and $\mathrm{V}_{5}$ to each COMMON pin (COM1 to COM16) when $50 \mu$ A flows in or out of all COM and SEG pins. Also applicable to voltage drop $\left(\mathrm{V}_{\mathrm{S}}\right)$ occurring in pins $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{2}, \mathrm{~V}_{3}$, and $\mathrm{V}_{5}$ to each SEG pin (SEG1 to SEG40). When output level is at $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{1}$ or $\mathrm{V}_{2}$ level, $50 \mu \mathrm{~A}$ flows out, while $50 \mu \mathrm{~A}$ flows in when the output level is at $V_{3}, V_{4}$ or $V_{5}$ level.
This occurs when +5 V is input to $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{1}$, and $\mathrm{V}_{2}$, and when -3 V is input to $\mathrm{V}_{3}, \mathrm{~V}_{4}$, and $\mathrm{V}_{5}$.
$\left(\mathrm{V}_{\mathrm{DD}}=4.5\right.$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $\left.+75^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Condition |  | Min. | Typ. | Max. | Unit | Applicable pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current (1) | $\mathrm{I}_{\mathrm{DD} 1}$ | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V},$ <br> resistor oscillation or external clock input via OSC $_{1}$. $\mathrm{f}_{\mathrm{OSC}}=270 \mathrm{kHz} .$ <br> E is in "L" level. <br> Other inputs are open. <br> Output pins are <br> all no load. |  | - | 0.35 | 0.6 | mA | $V_{D D}$ |
| Supply Current (2) | IDD2 | $V_{D D}=5.0 \mathrm{~V},$ <br> ceramic oscillation, $\mathrm{f}_{\mathrm{OSC}}=250 \mathrm{kHz}$. <br> E is in "L" level. <br> Other pins are open. <br> Output pins are all no load. |  | - | 0.55 | 0.8 | mA | $V_{D D}$ |
| LCD Driving Bias | $V_{\text {LCD1 }}$ | $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{5} \quad * 7$ | 1/5 bias | 3.0 | - | 8.0 | V | $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{1}, \mathrm{~V}_{2}$, |
| Input Voltage | $\mathrm{V}_{\mathrm{LCD} 2}$ |  | 1/4 bias | 3.0 | - | 8.0 |  | $V_{3}, V_{4}, V_{5}$ |

*2 Applicable to the current that flows in pin $\mathrm{V}_{\mathrm{DD}}$ when power is input as follows:
$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, G N D=0 \mathrm{~V}, \mathrm{~V}_{1}=3.4 \mathrm{~V}, \mathrm{~V}_{2}=1.8 \mathrm{~V}, \mathrm{~V}_{3}=0.2 \mathrm{~V}, \mathrm{~V}_{4}=-1.4 \mathrm{~V}$, and $\mathrm{V}_{5}=-3 \mathrm{~V}$.

## AC Characteristics

( $\mathrm{V}_{\mathrm{DD}}=4.5$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $+75^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit | Applicable pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{f}}$ Clock Oscillation | $\mathrm{f}_{0 S C 1}$ | $\mathrm{R}_{\mathrm{f}}=91 \mathrm{k} \Omega \pm 2 \%$ | 175 | 250 | 350 | kHz | OSC $_{1}$ |
| Frequency |  |  |  |  |  |  | $\mathrm{OSC}_{2}$ |
| Clock Input <br> Frequency | $\mathrm{fin}^{\prime}$ | $\mathrm{OSC}_{2}$ is open. Input from OSC 1 | 125 | 250 | 350 | kHz | OSC ${ }_{1}$ |
| Input Clock Duty | $f_{\text {duty }}$ | *4 | 45 | 50 | 55 | \% | $\mathrm{OSC}_{1}$ |
| Input Clock Rise Time | $\mathrm{t}_{\mathrm{r}}$ | *5 | - | - | 0.2 | $\mu \mathrm{S}$ | OSC ${ }_{1}$ |
| Input Clock Fall Time | $t_{f}$ | *5 | - | - | 0.2 | $\mu \mathrm{S}$ | OSC ${ }_{1}$ |
| Ceramic Filter <br> Oscillation <br> Frequency | $\mathrm{f}_{\text {osc }}$ | $\begin{aligned} & R_{f}=510 k \Omega, \\ & C_{1}=C_{2}=200 \mathrm{pF}, \\ & R_{d}=30 \mathrm{k} \Omega, \text { and } \end{aligned}$ <br> Ceralock CSB250A. | 245 | 250 | 255 | kHz | $\begin{aligned} & \mathrm{OSC}_{1} \\ & \mathrm{OSC}_{2} \end{aligned}$ |

*3


Minimum wiring is required between OSC ${ }_{1}$ and $\mathrm{R}_{\mathrm{f}}$ and between OSC $_{2}$ and $\mathrm{R}_{\mathrm{f}}$.
*4 Applied to pulse input via $\mathrm{OSC}_{1}$.

*5 Applied to pulse input via $\mathrm{OSC}_{1}$.

*6


Ceralock: CSB250A (mfd. by MURATA MFG.Co.)
$R_{f}: 510 k \Omega \pm 5 \%$
$R_{d}: 30 k \Omega \pm 5 \%$
$\mathrm{C}_{1}: 200 \mathrm{pF} \pm 10 \%$
$\mathrm{C}_{2}: 200 \mathrm{pF} \pm 10 \%$
Please contact us when using this circuit.
*7 Input the voltage listed in the table below to $\mathrm{V}_{1}-\mathrm{V}_{5}$ :

| $N$ (LCD lines) | 1-line mode | 2-line mode |
| :---: | :---: | :---: |
| $V_{1}$ | $V_{D D}-\frac{V_{L C D}}{4}$ | $V_{D D}-\frac{V_{L C D}}{5}$ |
| $V_{2}$ | $V_{D D}-\frac{V_{L C D}}{2}$ | $V_{D D}-\frac{2 V_{L C D}}{5}$ |
| $V_{3}$ | $V_{D D}-\frac{V_{L C D}}{2}$ | $V_{D D}-\frac{3 V_{L C D}}{5}$ |
| $V_{4}$ | $V_{D D}-\frac{3 V_{L C D}}{4}$ | $V_{D D}-\frac{4 V_{L C D}}{5}$ |
| $V_{5}$ |  | $V_{D D}-V_{L C D}$ |

$\mathrm{V}_{\mathrm{LCD}}$ is an LCD driving voltage. (For " N " (number of LCD lines), refer to the initial set of the instruction code.)

## Switching Characteristics

- Timing for input from the CPU

| Parameter | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R/W and RS set-up time | $t_{B}$ | 140 | - | - | ns |
| E "H" pulse width | $\mathrm{t}_{\text {w }}$ | 280 | - | - | ns |
| R/W and RS holding time | $t_{A}$ | 10 | - | - | ns |
| E rise time | $\mathrm{t}_{\mathrm{r}}$ | - | - | 25 | ns |
| E fall time | $t_{f}$ | - | - | 25 | ns |
| E "L" pulse width | tL | 280 | - | - | ns |
| E cycle time | $t_{0}$ | 667 | - | - | ns |
| $\mathrm{DB}_{0}$ to $\mathrm{DB}_{7}$ input data set-up time | $t_{1}$ | 180 | - | - | ns |
| $\mathrm{DB}_{0}$ to $\mathrm{DB}_{7}$ input data holding time | $\mathrm{t}_{\mathrm{H}}$ | 10 | - | - | ns |



- Timing for output to the CPU

| $\left(\mathrm{V}_{\mathrm{DD}}=4.5\right.$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $\left.+75^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Min. | Typ. | Max. | Unit |
| R/W and RS set-up time | $t_{B}$ | 140 | - | - | ns |
| E "H" pulse width | tw | 280 | - | - | ns |
| R/W and RS holding time | $t_{A}$ | 10 | - | - | ns |
| E rise time | $\mathrm{t}_{\mathrm{r}}$ | - | - | 25 | ns |
| E fall time | $t_{f}$ | - | - | 25 | ns |
| E "L" pulse width | tL | 280 | - | - | ns |
| E cycle time | $t_{0}$ | 667 | - | - | ns |
| $\mathrm{DB}_{0}$ to $\mathrm{DB}_{7}$ data output delay time | $t_{D}$ | - | - | 220 | ns |
| $\mathrm{DB}_{0}$ to $\mathrm{DB}_{7}$ data output holding time | $t_{0}$ | 20 | - | - | ns |



- Timing for output to MSM5259

| $\left(\mathrm{V}_{\mathrm{DD}}=4.5\right.$ to $\left.5.5 \mathrm{~V}, \mathrm{Ta}=-20 \mathrm{to}+75^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Min. | Typ. | Max. | Unit |
| CP "H" pulse width | $\mathrm{t}_{\mathrm{HW} 1}$ | 800 | - | - | ns |
| CP "L" pulse width | $\mathrm{t}_{\mathrm{LW}}$ | 800 | - | - | ns |
| DO set-up time | $\mathrm{t}_{\mathrm{S}}$ | 300 | - | - | ns |
| DO holding time | $\mathrm{t}_{\mathrm{DH}}$ | 300 | - | - | ns |
| L clock set-up time | $\mathrm{t}_{\mathrm{SU}}$ | 500 | - | - | ns |
| L clock holding time | $\mathrm{t}_{\mathrm{HO}}$ | 100 | - | - | ns |
| L "H" pulse width | $\mathrm{t}_{\mathrm{HW} 2}$ | 800 | - | - | ns |
| DF delay time | $\mathrm{t}_{\mathrm{M}}$ | -1000 | - | 1000 | ns |



## FUNCTIONAL DESCRIPTION

## Instruction Register (IR) and Data Register (DR)

These two registers are selected by the REGISTER SELECTOR (RS) pin.
The DR is selected when the "H" level is input to the RS pin and IR is selected when the "L" level is input.
The IR is used to store the address of the display data RAM (DD RAM) or character generator RAM (CG RAM) and instruction code.
The IR can be written, but not be read by the microcomputer (CPU).
The DR is used to write and read the data to and from the DD RAM or CG RAM.
The data written to DR by the CPU is automatically written to the DD RAM or CG RAM as an internal operation.
When an address code is written to $I R$, the data (of the specified address) is automatically transferred from the DD RAM or CG RAM to the DR. Next, when the CPU reads the DR, it is possible to verify DD RAM or CG RAM data from the DR data.
After the writing of DR by the CPU, the next adress in the DD RAM or CG RAM is selected to be ready for the next CPU writing.
Likewise, after the reading out of DR by the CPU, DD RAM or CG RAM data is read out by the DR to be ready for the next CPU reading.
Write/read to and from both registers is carried out by the READ/WRITE (R/W) pin.
Table 1 RS and R/W pins functions

| R/W | RS | Function |
| :---: | :---: | :--- |
| L | L | IR write |
| H | L | Read of busy flag (BF) and address counter (ADC) |
| L | H | DR write |
| H | H | DR read |

## Busy Flag (BF)

When the busy flag is at " H ", it indicates that the MSM6222B-xx is engaged in internal operation.
When the busy flag is at " H ", any new instruction is ignored.
When $\mathrm{R} / \mathrm{W}=$ " H " and $\mathrm{RS}=$ " L ", the busy flag is output from $\mathrm{DB}_{7}$.
New instruction should be input when busy flag is "L" level.
When the busy flag is at " H ", the output code of the address counter (ADC) is undefined.

## Address Counter (ADC)

The address counter (ADC) allocates the address for the DD RAM and CG RAM write/read and also for the cursor display.
When the instruction code for a DD RAM address or CG RAM address setting is input to IR, after deciding whether it is DD RAM or CG RAM, the address code is transferred from IR to ADC. After writing (reading) the display data to (from) the DD RAM or CG RAM, the ADC is incremented (decremented) by 1 internally.
The data of the ADC is output to $\mathrm{DB}_{0}-\mathrm{DB}_{6}$ on the conditions that $\mathrm{R} / \mathrm{W}=$ " $\mathrm{H} ", \mathrm{RS}=$ " L ", and BF = "L".

## Timing Generator Circuit

This circuit is used to generate timing signals to activate internal operations upon receipt of CPU instruction and also from such internal circuits as the DD RAM, CG RAM, and CG ROM.
It is designed so that the internal operation caused by accessing from the CPU will not interfere with the internal operation caused by LCD driving. Consequently, when data is written from the CPU to DD RAM, flickering does not occur in a display area other than the display area where the data is written.
In addition, this circuit generates the transfer signal to MSM5259 for display character expansion.

## Display Data RAM (DD RAM)

This RAM is used to store display data of 8-bit character codes (see Table 2).
DD RAM address corresponds to the display position of the LCD. The correspondence between the two is described in the following.
DD RAM address (set to ADC) is expressed in hexadecimal notation as shown below:

(1) Correspondence between address and display position in the 1-line display mode

First

| digit | 2 | 3 | 4 | 5 |  | 79 |  | isplay position |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | 01 | 02 | 03 | 04 | - | 4 E | 4 F | DD RAM address (hex.) |
| MSB |  |  |  |  |  |  | $\hat{L}_{\hat{L} B}$ |  |

- When the MSM6222B-xx alone is used, up to 8 characters can be displayed from the first to eighth digit.

| First <br> digit | 2 | 3 | 4 | 5 |  | 6 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

When the display is shifted by instruction, the correspondence between the LCD display position and the DD RAM address changes as shown below:

| (Display | First digit | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| shifted | 4F | 00 | 01 | 02 | 03 | 04 | 05 | 06 |
| (Display | First digit | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| shifted to left) | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 |

- When the MSM6222B-xx is used with one MSM5259, up to 16 characters can be displayed from the first to sixteenth digit as shown below:

| First digit | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | OA | OB | OC | OD | OE | OF |
| $222 B-x x$ display |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

When the display is shifted by instruction, the correspondence between the LCD display and the DD RAM address changes as shown below:
(Display shifted to right)

| First digit | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4 F | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | OA | OB | OC | OD | OE |
| MSM6222B-xx display |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | OA | OB | OC | OD | OE | OF | 10 |

- Since the MSM6222B-xx has a DD RAM capacity of up to 80 characters, up to 9 MSM5259 devices can be connected to MSM6222B-xx so that 80 characters can be displayed.

First

|  |  | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |  | 12 | 13 | 14 | 15 | 16 | 17 |  |  |  | 74 | 75 | 76 | 77 | 78 | 79 | 80 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | OA | OB | OC | OD | OE | OF | 10 | 11 | $\sim$ | 42 | 49 | 4A | 4B | 4C | 4D | 4E | E |

MSM6222B-xx display MSM5259 (1) display MSM5259 (2) MSM5259 (9) display

- (8) display
(2) Correspondence between address and display position in the 2-line display mode

First

First line
Second line

| digit | 2 | 3 | 4 | 5 | 39 | 30 | Display position |
| :---: | :---: | :---: | :---: | :---: | :--- | :--- | :--- |
| 00 | 01 | 02 | 03 | 04 |  | 26 | 27 |
| 40 | 41 | 42 | 43 | 44 |  | 66 | 67 |

(Note) The last address of the first line is not consecutive to the head address of the second line.

- When MSM6222B-xx alone is used, up to 16 characters ( 8 characters $x 2$ lines) can be displayed from the first to eighth digit.

|  | First digit | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| First line | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 |
| Second line | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 |

When the display is shifted by instruction, the correspondence between the LCD display position and the DD RAM address changes as shown below:
(Display shifted to right)
First line
Second line
First

| digit | 2 | 3 |  | 4 | 5 | 6 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 27 | 00 | 01 | 02 | 03 | 04 | 05 | 06 |
| 67 | 40 | 41 | 42 | 43 | 44 | 45 | 46 |

First
First line
Second line

| digit | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 |
| 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 |

- When the MSM6222B-xx is used with one MSM5259, up to 32 characters (16 characters $\times 2$ lines) can be displayed from the first to the sixteenth digit.

First line
Second line


When the display is shifted by instruction, the correspondence between the LCD display position and the DD RAM address changes as shown below:
(Display shifted to right)

(Display shifted to left)


- Since the MSM6222B-xx has a DD RAM capacity of up to 80 characters, up to 4 MSM5259 devices can be connected to the MSM6222B-xx in the 2-line display mode.

First
$\underbrace{\text { digit }}_{\text {MSM6222B-xx display }} \mathbf{2} \mathbf{3}$

## Character Generator ROM (CG ROM)

The CG ROM is used to generate $5 \times 7$ dots ( 160 kinds) or $5 \times 10$ dots ( 32 kinds) character patterns from an 8-bit DD RAM character code signal.
The correspondence between 8-bit character codes and character patterns is shown in Table 2.
When the 8-bit character code of the CG ROM is written to the DD RAM, the character pattern of the CGROM corresponding to the code is displayed on the LCD display position corresponding to the DD RAM address.


## Character Generator RAM (CG RAM)

The CG RAM is used to display user's original character patterns other than character patterns in the CG ROM.
The CG RAM has a capacity ( 64 bytes $=512$ bits) of writing 8 kinds of characters for $5 \times 7$ dots and 4 kinds of characters for $5 \times 10$ dots.
When displaying character patterns stored in the CG RAM, write 8-bit character codes ( 00 to 07 or 08 to 0 F ; hex.) on the left side as shown in Table 2. Then it is possible to output the character pattern to the LCD display position corresponding to the DD RAM address.
The following explains how to write and read character patterns to and from the CG RAM.
(1) When the character pattern is $5 \times 7$ dots (see Table 3-1).

- A method of writing character pattern to the CG RAM by CPU:

Three bits of CG RAM addresses 0-2 correspond to the line position of the character pattern.
First, set increment or decrement by the CPU, and then input the CG RAM address. After this, write character patterns to the CG RAM through $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ line by line. $\mathrm{DB}_{0}$ to $\mathrm{DB}_{7}$ correspond to CG RAM data 0-7 in Table 3-1.
It is displayed when "H" is set as input data and is not displayed when "L" is set as input data.
Since the ADC is automatically incremented or decremented by 1 after the writing of data to the CG RAM, it is not necessary to set the CG RAM address again.
The line, in which the CG RAM addresses $0-2$ are all " H " (" 7 " in hexadecimal notation), is the cursor position. It is ORed with the cursor at the cursor position and displayed to LCD.
For this reason, it is necessary to set all input data that become cursor positions to "L". Although CG RAM data 0-4 bits are output to the LCD as display data, CG RAM data bits 5-7 are not output. The latter can be written and read to and from the RAM, it is therefore allowed to be used as data RAM.

- A method of displaying the CG RAM character pattern to the LCD:

The CG RAM is selected when upper 4 bits of the character codes are all "L".
As character code bit 3 is invalid, the display of " 0 " in Table 3-1, is selected by character code " 00 " (hex.) or "08" (hex.).
When the 8-bit character code of the CG RAM is written to the DDRAM, the character pattern of the CG RAM is displayed on the LCD display position corresponding to the DD RAM address. (DD RAM data, bits 0-2 correspond to CG RAM address, bits 3-5.)
(2) When character pattern is $5 \times 10$ dots (see Table 3-2).

- A method of writing character pattern into the CG RAM by the CPU:

Four bits of CG RAM address, bits 0-3, correspond to the line position of the character pattern.
First, set increment or decrement with the CPU, and then input the address of the CG RAM.
After this, write the character pattern code into the CG RAM, line by line from $\mathrm{DB}_{0}-$ $\mathrm{DB}_{7}$.
$\mathrm{DB}_{0}$ to $\mathrm{DB}_{7}$ correspond to CG RAM data, bits 0-7, in Table 3-2.
It is displayed when " H " is set as input data, while it is not displayed when "L" is set as input data.
As the ADC is automatically incremented or decremented by 1 after the writing of data to the CG RAM, it is not necessary to set the CG RAM address again.
The line, the CGRAM addresses 0-3 of which are "A" in hexadecimal notation, is the cursor position. The CGRAM data is 0Red with the cursor at the cursor position and displayed to LCD. For this reason, it is necessary to set all input data that become cursor positions to "L".
When the CG RAM data, bits 0-4, and CG RAM addresses, bits 0-3, are "0" to "A", they are displayed on the LCD as the display data. When the CG RAM data, bits of 5-7, and CG RAM, bit data is 0-4 and CG RAM address data is "B" to "F", it is not output to the LCD.
But in this case, CG RAM can be used as RAM and it can be written into/read out. So, it can be used as the data RAM.

- A method of displaying the CG RAM character pattern to the LCD:

The CG RAM is selected when 4-upper order bits of the character code are all "L". As character code bits 0 and 3 are invalid, the display of " $\mu$ " is selected by character codes "00", "01", "08", and "09" (hex.) as in Table 3-2.
When the CG RAM character code is written to the DD RAM, the CG RAM character pattern is displayed on the LCD display position corresponding to the DD RAM address.
(DD RAM data bits 1 and 2 correspond to CG RAM address bits 4 and 5.)

Table 3-1 Relationship between CG RAM data (character pattern), CG RAM address and DD RAM data when the character pattern is $5 \times 7$ dots.
The example below indicates "OKI".


X: Don't Care

Table 3-2 Relationship between CG RAM data (character pattern), CG RAM address and DD RAM data when the character pattern is $5 \times 10$ dots. The examples below indicate $\mu, g$ and $\psi$.


X : Don't Care

## Cursor/Blink Control Circuit

This is a circuit that generates the LCD cursor and blink.
This circuit is under the control of the CPU program.
The display of the cursor and blink on the LCD is made at a position corresponding to the DD RAM address that is set in the ADC.
The figure below shows an example of the cursor/blink position when the value of ADC is set to "07" (hex.).

(Note) The cursor and blink are displayed even when the CG RAM address is set in the ADC. For this reason, it is necessary to inhibit the cursor and blink display while the CG RAM address is set in the ADC.

## LCD Display Circuit (COM 1 to $\mathrm{COM}_{16}, \mathrm{SEG}_{1}$ to $\mathrm{SEG}_{40}, \mathrm{~L}, \mathrm{CP}, \mathrm{DO}$, and DF)

As the MSM6222B-xx provides the COM signal outputs (16 outputs) and the SEG signal outputs ( 40 outputs), it can display 8 characters (1-line display) or 16 characters (2-line display) as a unit.
$\mathrm{SEG}_{1}$ to SEG $_{40}$ are used to display 8-digit display on the LCD. To expand the display, an MSM5259 is used.
The MSM5259, 40-dot segment driver, is used for expansion of the SEG signal output. Interface with the MSM5259 is made through data output pin (DO), clock output pin (CP), latch output pin (L), and display frequency pin (DF). The character pattern data is serially transferred to MSM5259 through DO and CP. When the data of 72 characters 360-bit (= 5bit / ch. $\times 72$ ch. = 1-line display) or 32 characters 160-bit (5-bit $/ \mathrm{ch} . \times 32 \mathrm{ch} .=2$-line display) is output, the latch pulse is also output through pin L. By this latch pulse, the data transferred serially to MSM5259 is latched to be used as display data. The display frequency signal (DF) required when LCD is displayed is also output from DF pin synchronously with this latch pulse.

## Built-in Reset Circuit

The MSM6222B-xx is automatically initialized when the power is turned on.
During initialization, the busy flag (BF) holds " H " and does not accept instructions (other than the busy flag read).
The busy flag holds " H " for 15 ms after $\mathrm{V}_{\mathrm{DD}}$ reaches 4.5 V or more.
During initialization, the MSM6222B-xx executes the follwing instructions:

- Display clear
- Data length of interface with CPU: 8 bits ( $8 \mathrm{~B} / 4 \mathrm{~B}=$ = "H")
- LCD: 1-line display ( $\mathrm{N}=$ = L ")
- Character font: $5 \times 7$ dots ( $\mathrm{F}=$ " $\mathrm{L} "$ )
- ADC: Increment ( $\mathrm{I} / \mathrm{D}=\mathrm{"H}^{\prime}$ )
- No display shift ( $\mathrm{SH}=$ "L")
- Display: Off (DI = "L")
- Cursor: Off (C = "L")
- No blink (B = "L")

It is required to satisfy the following power supply conditions.


Fig. 1. Power ON/OFF Waveform

## Data Bus Connected with CPU

The data bus connected with CPU is available either once for 8 bits or twice for 4 bits. This allows the MSM6222B-xx to be interfaced with either an 8-bit or 4-bit CPU.
(1) When the interface data length is 8 bits

Data buses $\mathrm{DB}_{0}$ to $\mathrm{DB}_{7}$ (8 buses) are all used and data input/output is carried out in one step.
(2) When the interface data length is 4 bits

The 8-bit data input / output is carried out in two steps by using only high-order 4 bits of data buses $\mathrm{DB}_{4}$ to $\mathrm{DB}_{7}$ (4 buses)
The first time data input/output is made for 4-high order bits ( $\mathrm{DB}_{4}$ to $\mathrm{DB}_{7}$ when the interfaces data length is 8 bits ) and the second time data input/output is made for loworder 4 bits ( $\mathrm{DB}_{0}$ to $\mathrm{DB}_{3}$ when the interface data length is 8 bits). Even when the data input/output can be completely made through high-order 4 bits, be sure to make another input/output of low-order 4 bits. (Example: Busy flag Read).
Since the data input/output is carried out in two steps but as one execution, no normal data transfer is executed from the next input/output if accessed only once.


Fig. 2 8-Bit Data Transfer
Busy(internal
operation)

Fig. 3 4-Bit Data Transfer

## Instruction Code

The instruction code is defined as the signal through which the MSM6222B-xx is accessed by the CPU.
The MSM6222B-xx begins operation upon receipt of the instruction code input.
As the internal processing operation of MSM6222B-xx starts in a timing that does not affect the LCD display, the busy status continues for longer than the CPU cycle time.
Under the busy status (when the busy flag is set to "H"), the MSM6222B-xx does not execute any instructions other than the busy flag read.
Therefore, the CPU has to verify that the busy flag is set to "L" prior to the input of the instruction code.
(1) Display clear:

|  |  |  |  | $\mathrm{B}_{7}$ | $\mathrm{DB}_{6}$ | DB5 | DB | $\mathrm{DB}_{3}$ | DB2 | $\mathrm{DB}_{1}$ | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction code | L |  |  | L | L | L | L | L | L | L | H |

When this instruction is executed, the LCD display is cleared.
I/D in the entry mode setting is set to "H" (increment). SH does not change.
When the cursor and blink are in display, the blinking position moves to the left end of the LCD (the left end of the first line in the 2-line display mode).
(Note) All DD RAM data goes to "20" (hex.), while the address counter (ADC) goes to " 00 " (hex.). The execution time is 1.64 ms (max.), when the OSC oscillation frequency is 250 kHz .
(2) Cursor home

| Instruction code | R/W | RS | DB | DB | DB |  | DB3 | DB2 |  |  | $\mathrm{B}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | L | L | L | L | L |  | L | L | H |  | X |
|  | X: D | 't |  |  |  |  |  |  |  |  |  |

When this instruction is executed, the blinking position moves to the left end of the LCD (to the left end of the first line in the 2-line display mode) as the cursor and blink are being displayed.
When the display is in shift, the display returns to its original position before shifting.
(Note) The address counter (ADC) goes to "00" (hex.). The execution time is 1.64 ms (max.), when the OSC oscillation frequency is 250 kHz .
(3) Entry mode setting

|  | R/ |  |  | $\mathrm{DB}_{7}$ | $\mathrm{DB}_{6}$ | DB5 | DB | $\mathrm{DB}_{3}$ | $\mathrm{DB}_{2}$ | $\mathrm{DB}_{1}$ | DB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction code | L |  |  | L | L | L | L | L | H | I/D | SH |

(1) When the I/D is set, the 8-bit character code is written or read to and from the DD RAM, the cursor and blink shift to the right by 1 character position (I/D = "H"; increment) or to the left by 1 character position (I/D = "L"; decrement).
The address counter is incremented ( $\mathrm{I} / \mathrm{D}=$ " H ") or decremented ( $\mathrm{I} / \mathrm{D}=$ = "L") by 1 at this time. Even after the character pattern code is written or read to and from the CG RAM, the address counter (ADC) is incremented (I/D = "H") or decremented (I/D = "L") by 1 .
(2) When $\mathrm{SH}=$ "H" is set, the character code is written to the DD RAM. Then the cursor and blink stop and the entire display shifts to the left (I/D = "H") or to the right (I/ $\mathrm{D}=$ "L") by 1 character position.
When the character is read from the DD RAM during SH = "H", or when the character pattern data is written or read to or from the CG RAM during SH = "H", the entire display does not shift, but normal write/read is performed (the entire display does not shift, but the cursor and blink shift to the right ( $\mathrm{I} / \mathrm{D}=\mathrm{"H}$ ") or to the left (I/D = "L") by 1 character position.
When $\mathrm{SH}=$ "L" is set, the display does not shift, but normal write/read is performed. The execution time when the OSC oscillation frequency is 250 kHz is $40 \mu \mathrm{~s}$.
(4) Display mode setting

|  | R/ |  | RS | $\mathrm{DB}_{7}$ | $\mathrm{DB}_{6}$ | DB5 | DB4 | $\mathrm{DB}_{3}$ | $\mathrm{DB}_{2}$ | $\mathrm{DB}_{1}$ | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction code | L |  | L | L | L | L | L | H | DI | C | B |

(1) The DI bit controls whether the character pattern is displayed or not displayed. When DI is "H", this bit makes the LCD display the character pattern.
When DI is "L", the LCD character pattern is not displayed. The cursor and blink are also cancelled at this time.
(Note) Unlike the display clear, the character code is not rewritten at all.
(2) The cursor is not displayed when $\mathrm{C}=$ "L" and is displayed when $\mathrm{DI}=$ " H " and $\mathrm{C}=$ "H".
(3) The blink is cancelled when $\mathrm{B}=$ " L " and is executed when $\mathrm{DI}=\mathrm{"H}$ " and $\mathrm{B}=$ " H ". In the blink mode, all dots (including the cursor), displaying character pattern, and cursor are displayed alternately at 409.6 ms (in $5 \times 7$ dots character font) or 563.2 ms (in $5 \times 10$ dots character font) when the OSC oscillation frequency is 250 kHz . The execution time when the OSC oscillation frequency is 250 kHz is $40 \mu \mathrm{~s}$.
(5) Cursor and display shift

|  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction code |  |  |  |  |  |  |  |  |  |  |  |
|  | X : Don't Care |  |  |  |  |  |  |  |  |  |  |

When $\mathrm{D} / \mathrm{C}=$ "L" and $\mathrm{R} / \mathrm{L}=$ "L", the cursor and blink positions are shifted to the left by 1 character position (ADC is decremented by 1 ).
When $\mathrm{D} / \mathrm{C}=\mathrm{L}$ and $\mathrm{R} / \mathrm{L}=$ " H ", the cursor and blink positions are shifted to the right by 1 character position (ADC is incremented by 1 ).
When $\mathrm{D} / \mathrm{C}=$ " H " and $\mathrm{R} / \mathrm{L}=$ " L ", the entire display is shifted to the left by 1 character position. The cursor and blink positions are also shifted with the display (ADC remains unchanged).
When $\mathrm{D} / \mathrm{C}=$ " H " and $\mathrm{R} / \mathrm{L}=$ " H ", the entire display is shifted to the right by 1 character position. The cursor and blink positions are also shifted with the display (ADC remains unchanged).
In the 2-line display mode, the cursor and blink positions are shifted from the first to the second line when the cursor is shifted to the right next to the fortieth digit (27; hex.) in the first line. No such shifting is made in other cases.
When shifting the entire display, the display pattern, cursor, and blink positions are in no case shifted between lines (from the first to the second line or vice versa).
The execution time, when the OSC oscillation frequency is 250 kHz , is $40 \mu \mathrm{~s}$.
(6) Initial setting

|  | R/W RS $\mathrm{DB}_{7} \mathrm{DB}_{6} \mathrm{DB}_{5} \mathrm{DB}_{4} \mathrm{DB}_{3} \mathrm{DB}_{2} \mathrm{DB}_{1} \mathrm{DB}_{0}$ |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction code | L | L | L | L | H | \|8B/4B| | N | F | X |  | X |
|  | X : Don't Care |  |  |  |  |  |  |  |  |  |  |

(1) When $8 \mathrm{~B} / 4 \mathrm{~B}=" \mathrm{H}$ ", the data input/output to and from the CPU is carried out simultaneously by means of 8 bits $\mathrm{DB}_{7}$ to $\mathrm{DB}_{0}$.
When $8 \mathrm{~B} / 4 \mathrm{~B}=$ "L", the data input/ output to and from the CPU is carried out in two steps through 4 bits of $\mathrm{DB}_{7}$ to $\mathrm{DB}_{4}$.
(2) The 2-line display mode of the LCD is selected when $\mathrm{N}=$ " H ", while the 1 -line display mode is selected when $\mathrm{N}=$ "L".
(3) The $5 \times 7$ dots character font is selected when $\mathrm{F}=$ "L", while the $5 \times 10$ dots character font is selected when $\mathrm{F}=\mathrm{"H}$ " and $\mathrm{N}=$ "L".
This initial setting has to be accessed prior to other instructions except for the busy flag read after the power is supplied to the MSM6222B-xx.

| $\mathbf{N}$ | F | Number of <br> display lines | Character <br> font | Duty <br> ratio | Number <br> of biases | Number of <br> COMMOM signals |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | 1 - line | $5 \times 7$ dots | $1 / 8$ | 4 | 8 |
| L | H | 1 - line | $5 \times 10$ dots | $1 / 11$ | 4 | 11 |
| H | L | $2-$ line | $5 \times 7$ dots | $1 / 16$ | 5 | 16 |
| H | H | 2 - line | $5 \times 7$ dots | $1 / 16$ | 5 | 16 |

Generate biases externally and input them to the MSM6222B-xx $\left(\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}, \mathrm{~V}_{4}\right.$, and $V_{5}$ ).
When the number of biases is 4 , input the same potential to $V_{2}$ and $V_{3}$. The execution time, when the OSC oscillation frequency is 250 kHz , is $40 \mu \mathrm{~s}$.
(7) CG RAM address setting

|  | R/ |  | S | $\mathrm{DB}_{7}$ | DB | DB5 | $\mathrm{DB}_{4}$ | $\mathrm{DB}_{3}$ | DB2 | DB ${ }_{1}$ | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction code | L |  | L | L | H | $\mathrm{C}_{5}$ | $\mathrm{C}_{4}$ | $\mathrm{C}_{3}$ | $\mathrm{C}_{2}$ | $\mathrm{C}_{1}$ | $\mathrm{C}_{0}$ |

When CG RAM addresses, bits $\mathrm{C}_{5}$ to $\mathrm{C}_{0}$ (binary), are set, the CG RAM is specified, until the DD RAM address is set.
Write/read of the character pattern to and from the CPU begins with addresses, bits $\mathrm{C}_{5}$ to $\mathrm{C}_{0}$, starting from CG RAM selection.
The execution time, when the OSC oscillation frequency is 250 kHz , is $40 \mu \mathrm{~s}$.
(8) DD RAM address setting


When the DD RAM addresses $\mathrm{D}_{6}$ to $\mathrm{D}_{0}$ (binary) are selected, the DD RAM is specified until the DD RAM address is set.
Write/read of the character code to and from the CPU begins with addresses $\mathrm{D}_{6}$ to $\mathrm{D}_{0}$ starting from DD RAM selection.
In the 1-line display mode $(\mathrm{N}=\mathrm{H})$, however, $\mathrm{D}_{6}$ to $\mathrm{D}_{0}$ (binary) must be set to one of the values among " 00 " to " 4 F " (hex.).
Likewise, in the 2-line mode, $\mathrm{D}_{6}$ to $\mathrm{D}_{0}$ (binary) must be set to one of the values among "00" to "27" (hex.) or " 40 " to " 67 " (hex.).
When any value other than the above is input, it is impossible to make a normal write/ read of character codes to and from the DD RAM.
The execution time, when the OSC oscillation frequency is 250 kHz , is $40 \mu \mathrm{~s}$.
(9) DD RAM and CG RAM data write

|  | $\mathrm{R} / \mathrm{W} \quad \mathrm{RS}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction code | L | H | $\mathrm{E}_{7}$ | $\mathrm{E}_{6}$ | $\mathrm{E}_{5}$ | $\mathrm{E}_{4}$ | $\mathrm{E}_{3}$ | $\mathrm{E}_{2}$ | $\mathrm{E}_{1}$ | $\mathrm{E}_{0}$ |

When $\mathrm{E}_{7}$ to $\mathrm{E}_{0}$ (binary) codes are written to the DD RAM or CG RAM, the cursor and display move as described in "(5) Cursor and display shift". The execution time, when the OSC oscillation frequency is 250 kHz , is $40 \mu \mathrm{~s}$.
(10) Busy flag and address counter read (Execution time is $1 \mu \mathrm{~s}$.)

|  | R/W RS |  | $\mathrm{DB}_{7} \mathrm{DB}_{6}$ |  |  | DB5 | $\mathrm{DB}_{4} \quad \mathrm{DB}_{3}$ |  | $\mathrm{DB}_{2}$ | $\mathrm{DB}_{1} \mathrm{DB}_{0}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction code | H | L |  |  | $0_{6}$ | $0_{5}$ | $0_{4}$ | $0_{3}$ | $\mathrm{O}_{2}$ | 0 | $0_{0}$ |

The busy flag ( BF ) is output by this instruction to indicate whether the MSM6222B-xx is engaged in internal operations ( $\mathrm{BF}=\mathrm{H} \mathrm{H}$ ") or not ( $\mathrm{BF}=$ "L").
When $\mathrm{BF}=$ " H ", no new instruction is accepted. It is therefore necessary to verify $\mathrm{BF}=$ "L" before inputting a new instruction.
When $\mathrm{BF}=$ " L ", a correct address counter value is output. The address counter value must match the DD RAM address or CG RAM address. The decision of whether it is a DD RAM address or CG RAM address is made by the address previously set.
Since the address counter value when $\mathrm{BF}=$ " H " is sometimes incremented or decremented by 1 during internal operations, it is not always a correct value.
(11) DD RAM and CG RAM data read

|  | R/W RS |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction code | H |  | $\mathrm{P}_{7}$ | $\mathrm{P}_{6}$ | $\mathrm{P}_{5}$ | $\mathrm{P}_{4}$ | $\mathrm{P}_{3}$ | $\mathrm{P}_{2}$ | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ |

Character codes (bits $\mathrm{P}_{7}$ to $\mathrm{P}_{0}$ ) are read from the DD RAM, while character patterns ( $\mathrm{P}_{7}$ to $\mathrm{P}_{0}$ ) from the CG RAM.
Selection of DD RAM or CG RAM is decided by the address previously set.
After reading those data, the address counter (ADC) is incremented or decremented by 1 as set by the shift mode mentioned in item "(3) shift mode set".
The execution time, when the OSC oscillation frequency is 250 kHz , is $40 \mu \mathrm{~s}$.
(Note) Conditions for the reading of correct data:
(1) When the DD RAM address set or CG RAM address set is input before inputting this instruction.
(2) When the cursor/display shift is input before inputting this instruction in case the character code is read.
(3) Data after the second reading from RAM when read more than 2 times. Correct data is not output in any other case.

## Interface with LCD and MSM5259

Display examples when setting the $5 \times 7$ dots character font 1 -line mode, $5 \times 10$ dots character font 1-line mode, and $5 \times 7$ dots character font 2-line mode through instructions are shown in Figures 4,5 , and 6 , respectively.
When the $5 \times 7$ dots character font is set in the 1-line display mode, the COM signals $\mathrm{COM}_{9}$ to $\mathrm{COM}_{16}$ are output for extinguishing.
Likewise, when the $5 \times 10$ dots character font (1-line is set), the COM signals $\mathrm{COM}_{12}$ to $\mathrm{COM}_{16}$ are output for display-off.
The display example shows a combination of 16 characters ( 32 characters for the 2-line display mode) and the LCD. When the number of MSM5259s are increased according to the increase in the number of characters, it is possible to display a maximum of 80 characters.
Besides, it is necessary to generate bias voltage required for LCD operation by splitting resistors outside the IC to input it to MSM6222B-xx and MSM5259.
Examples of these bias voltages are shown in Figures 7, 8, 9, and 10. Basically, this can be done by dividing the voltage by the resistors as shown in Figures 7 and 8 . If the value of resistor R is made larger to reduce system power consumption, the LCD operating margin decreases and the LCD driving waveform is distorted. To prevent this, a by-pass capacitor is serially connected to the resistor to lower voltage division impedance caused by the splitting of resistors as shown in Figures 9 and 10.
As the values of $R, V R$, and $C$ vary according to the $L C D$ size used and $V_{L C D}$ (LCD drive voltage), these values have to be determined through actual experimentation in combination with the LCD.
(Example set values: $\mathrm{R}=3.3$ to $10 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{R}}=10$ to $30 \mathrm{k} \Omega$, and $\mathrm{C}=0.0022 \mu \mathrm{~F}$ to $0.047 \mu \mathrm{~F}$ )
Figure 17 shows an application circuit for the MSM6222B-xx and MSM5259 including a bias circuit.
The bias voltage has to maintain the following potential relation:

$$
\mathrm{V}_{\mathrm{DD}}>\mathrm{V}_{1}>\mathrm{V}_{2} \geq \mathrm{V}_{3}>\mathrm{V}_{4}>\mathrm{V}_{5}
$$

- In the case of 1 -line 16 characters display ( $5 \times 7$ dots/font)


Figure 4

- In the case of 16 -character ( 1 line) display ( $5 \times 10$ dots/font)


Figure 5

- In the case of 16-character (2 lines) display ( $5 \times 7$ dots/font)


LCD

Figure 6

- Bias voltage circuit (1-line display mode)


Figure 7

- Bias voltage circuit (2-line display mode)


Figure 8

- Bias voltage circuit (1-line display mode)


Figure 9

- Bias voltage circuit (2-line display mode)

(VLCD: LCD driving voltage)
- Application circuit


Figure 11

## LCD Drive Waveforms

Figures 12, 13 and 14 show the LCD driving waveforms consisting of COM signal, SEG signal, DF signal and L (latch pulse waveform) signal, in the duty of $1 / 8,1 / 11$ and $1 / 16$ respectively. The relation between duty and frame frequency is described in the table below.

| Duty | Frame frequency |
| :--- | :---: |
| $1 / 8$ | 78.1 Hz |
| $1 / 11$ | 56.8 Hz |
| $1 / 16$ | 78.1 Hz |

(Note) The OSC oscillation frequency is assumed to be 250 kHz .




## Initial Setting of Instruction

(1) When data input/output to and from the CPU is carried out by 8 bits $\left(\mathrm{DB}_{0}\right.$ to $\left.\mathrm{DB}_{7}\right)$ :
(1) Turn on the power.
(2) Wait for 15 ms or more after $\mathrm{V}_{\mathrm{DD}}$ has reached 4.5 V or more.
(3) Set 8B/4B at "H" by initial setting of instruction.
(4) Wait for 4.1 ms or more.
(5) Set $8 \mathrm{~B} / 4 \mathrm{~B}$ at " H " by initial setting of instruction.
(6) Wait for $100 \mu \mathrm{~s}$ or more.
(7) Set $8 \mathrm{~B} / 4 \mathrm{~B}$ at " H " by initial setting of instruction.
(8) Check the busy flag as No Busy.
(9) Set $8 \mathrm{~B} / 4 \mathrm{~B}$ at "H". Set LCD line number ( N ) and character font (F).
(After this, do not change the LCD line number and character font.)
(10) Check No Busy.
(11) Clear the display by setting the display mode.
(12) Check No Busy.
(13) Clear the display.
(14) Check No Busy.
(15) Set the shift mode.
(16) Check No Busy.
(17) Initial setting completed.

Example of Instruction Code for Steps (3), (5), and (7).

| $\mathrm{R} / \mathrm{W}$ | RS | $\mathrm{DB}_{7}$ | $\mathrm{DB}_{6}$ | $\mathrm{DB}_{5}$ | $\mathrm{DB}_{4}$ | $\mathrm{DB}_{3}$ | $\mathrm{DB}_{2}$ | $\mathrm{DB}_{1}$ | $\mathrm{DB}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L L L L H H X |  |  |  |  |  |  |  |  |  |

X: Don't Care
(2) When data input/output to and from the CPU is carried out by 4 bits $\left(\mathrm{DB}_{4}\right.$ to $\left.\mathrm{DB}_{7}\right)$ :
(1) Turn on the power.
(2) Wait for 15 ms or more after $\mathrm{V}_{\mathrm{DD}}$ has reached 4.5 V or more.
(3) Set $8 \mathrm{~B} / 4 \mathrm{~B}$ at " H " by initial setting of instruction.
(4) Wait for 4.1 ms or more.
(5) Set $8 \mathrm{~B} / 4 \mathrm{~B}$ at " H " by initial setting of instruction.
(6) Wait for $100 \mu \mathrm{~s}$ or more.
(7) Set $8 \mathrm{~B} / 4 \mathrm{~B}$ at " H " by initial setting of instruction.
(8) Check the busy flag as No Busy.
(9) Set $8 \mathrm{~B} / 4 \mathrm{~B}$ at "L". Set LCD line number (N) and character font (F).
(10) Wait for $100 \mu \mathrm{~s}$ or more.
(11) Set 8B/4B at "L". Set LCD line number (N) and character font (F).
(12) Check No Busy.
(13) Clear the display by setting the display mode.
(14) Check No Busy.
(15) Clear the display.
(16) Check No Busy.
(17) Set the shift mode.
(18) Check No Busy.
(19) Initialization completed.

Example of Instruction Code for Steps (3), (5), and (7).

| R/W | RS | $\mathrm{DB}_{7}$ | $\mathrm{DB}_{6}$ | $\mathrm{DB}_{5}$ | $\mathrm{DB}_{4}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| L | L | L | L | H | H |

Example of Instruction Code for Step (8).

|  |  | S | $\mathrm{DB}_{7}$ | DB6 | DB5 | DB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H |  | L | BF | $0_{6}$ | $\mathrm{O}_{5}$ | Q 4 |

Example of Instruction Code for Step (9).

| $\mathrm{R} / \mathrm{W}$ | RS | $\mathrm{DB}_{7}$ |  |  |  |  |  |  | $\mathrm{DB}_{6}$ | $\mathrm{DB}_{5}$ | $\mathrm{DB}_{4}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | L | L | H | L |  |  |  |  |  |  |

Execute two-step accesses in 4 bits from Step (11) to Step (18).

Differences Between HD44780 and MSM6222B-xx

| Item | HD44780 | MSM6222B - xx |
| :---: | :---: | :---: |
| $\begin{gathered} \text { LCD driving voltage (VLCD) } \\ 1 / 4 \text { bias } \\ 1 / 5 \text { bias } \end{gathered}$ | $\begin{aligned} & 3.0 \text { to } 11.0 \text { (V) } \\ & 4.6 \text { to } 11.0 \text { (V) } \end{aligned}$ | $\begin{aligned} & 3.0 \text { to } 8.0 \text { (V) } \\ & 3.0 \text { to } 8.0 \text { (V) } \end{aligned}$ |
| Bus interface speed with CPU | 1 MHz (1000 ns) | $1.5 \mathrm{MHz} \text { ( } 667 \mathrm{~ns} \text { ) }$ <br> Since signal rise/fall time is quite fast, the electromagnetic induction between lines of the PCB and the cable assignment should be noted. |
| The increment and decrement of the address counter in writing/ reading the data to/from the CGRAM/DDRAM. | The address counter is incremented or decremented $6 \mu \mathrm{sec}$ (when $f_{\text {OSC }}=250 \mathrm{KHz}$ ) after the busy condition is released. (Period of busy condition is $40 \mu \mathrm{~s}$ ) So, the data cannot be written into/ read out from the RAM for $6 \mu \mathrm{sec}$ after the busy condition was over. | The address counter is incremented or decremented during the busy condition. <br> So, data can be written into/read out from the RAM immediately after the busy condition was over. |
| The repeated input frequency (oscillation frequency=250kHz) of display clear instruction | 610 Hz or less ( 1.64 ms or more) | 78 Hz or less in $5 \times 7$ dots ( 12.8 ms or more), 56 Hz or less in $5 \times 10$ dots ( 17.9 ms or more) |

## PACKAGE DIMENSIONS

(Unit : mm)


Notes for Mounting the Surface Mount Type Package
The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage.
Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).
(Unit : mm)


Notes for Mounting the Surface Mount Type Package
The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage.
Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

This datasheet has been downloaded from: www.DatasheetCatalog.com

Datasheets for electronic components.

